Skip to content

FXCHG

Operation

Exchanges the complete 64-bit images of two floating-point registers.

Assembler Syntax

FXCHG Fn(l), Fn(r)

Privilege

Unprivileged

Required CPUID flags

FP

Repeat eligibility

REP eligible

Exchanges the complete 64-bit images of two floating-point registers.

2.75in

Encodings

FXCHG Fn(l), Fn(r)

Format: Instruction format for FXCHG Fn(l), Fn(r)

Format: Instruction format for FXCHG Fn(l), Fn(r)

lhs, rhssame_value