Skip to content

VZIPLO

Operation

Interleave the lower halves of the old destination and source.

Assembler Syntax

VZIPLO.{B|W|L|Q}(z) Pn(p), Vn(v), Vn(w)

Privilege

Unprivileged

Required CPUID flags

VECTOR

VZIPLO forms each adjacent result-lane pair from one lane in the lower half of each input. In increasing order through those input halves, the even result lane receives the old destination value and the odd result lane receives the corresponding Vn value. The governing predicate retains the corresponding old destination value in each inactive result lane.

A right-to-left W-lane example: result pairs alternate matching lanes from the lower halves of old Vd and source Vn, while inactive result lanes preserve old Vd.

VZIPLO.W lower-half interleave

2.75in

Encodings

VZIPLO.{B|W|L|Q}(z) Pn(p), Vn(v), Vn(w)

Format: Instruction format for VZIPLO.{B|W|L|Q}(z) Pn(p), Vn(v), Vn(w)

Format: Instruction format for VZIPLO.{B|W|L|Q}(z) Pn(p), Vn(v), Vn(w)