Skip to content

VFCVTQ

Operation

Converts active floating-point elements to signed quadwords.

Assembler Syntax

VFCVTQ.{H|S|D}(z) Pn(p), Vn(v), Vn(w)

Privilege

Unprivileged

Required CPUID flags

FP

VECTOR

VECTORFP

Each active H, S, or D source element is converted toward zero to a signed 64-bit quadword under the common floating-point conversion rules. The result is written into the low quadword of its destination container. Every inactive destination container retains its previous value.

2.75in

Encodings

VFCVTQ.{H|S|D}(z) Pn(p), Vn(v), Vn(w)

Format: Instruction format for VFCVTQ.{H|S|D}(z) Pn(p), Vn(v), Vn(w)

Format: Instruction format for VFCVTQ.{H|S|D}(z) Pn(p), Vn(v), Vn(w)

sizeallowed: 0x1..0x3 [reserved_vector_element_type]